

OPERATING SYSTEMS Computer System Overview

Prof. Dr. Oliver Hahm 2024-11-07

FRANKFURT UNIVERSITY OF APPLIED SCIENCES

AGENDA

- Processor
- System Bus
- Input/Output Devices
- Computer Data Storage



PROCESSOR


COMPUTER PROGRAMS



4/44



THE CENTRAL PROCESSING UNIT (CPU)



- According to the *Von Neumann architecture*, the memory is located outside the CPU
- In modern computer systems, parts of the memory (e.g., registers and some cache levels) are inside the CPU

- Most of the components of a computer are passive and controlled by the CPU
- Programs are sequences of machine instructions, which are stored in successive memory addresses
- During program execution, the CPU executes the machine instructions step by step
- A CPU consists of 2 components:
 - Arithmetic Logic Unit and Control Unit

FRANKFURT

OF APPLIED SCIENCES

TYPES OF PROCESSORS

- Microprocessor
- Microcontroller (MCU) or System-on-a-Chip (SoC)
 - Integrates other components of the system


• Graphical Processing Unit (GPU)

- Efficient computation on arrays of data (Single-Instruction Multiple Data (SIMD))
- Nowadays used for general numerical processing besides rendering only

• Digital Signal Processor (DSP)



COMPONENTS OF THE CPU



• Control Unit

 Interprets instructions, coordinates the other CPU components, controls the input/output devices and the control bus

• Arithmetic Logic Unit (ALU)

- Manipulates data and addresses
- Carries out the logical (NOT, AND, OR, XOR,...) and mathematical (ADD, SUB,...) operations

• Memory

- Registers for short-term storage of operands and addresses
- Cache and main memory = memory for programs and data


FRANKFURT

UNIVERSITY

OF APPLIED SCIENCES

ADDITIONAL FEATURES AND IMPLEMENTATION





- Memory Management Unit (MMU) Translate between logical and physical memory addresses (→ Virtual Memory)
- Memory Protection Unit (MPU)
 Protect sections of the memory against invalid access
- Floating Point Unit (FPU)

Math coprocessor specially designed to operate on floating point numbers

Address Generation Unit (AGU)

Calculate memory addresses in parallel to improve the performance

Clock

The frequency of a CPU is didcted by an external clock (oscillator)








REGISTERS

FRANKFURT UNIVERSITY OF APPLIED SCIENCES

- Data inside **registers** can be accessed by the CPU immediately
- Registers operate with the same clock speed as the CPU itself



- Data registers (= *accumulators*) store operands for the ALU and their results,
 - e.g., EAX, ECX, EDX, EBX (32 bit)
 RAX, RBX, RCX, RDX (64 bit)
- Address registers for memory addresses of operands and instructions
 - e.g., base register (= segment register) and index register (for the offset)
- Program counter (PC) (= *instruction pointer*) contains the memory address of the next instruction
- Instruction register (IR) stores the instruction, which is currently executed
- Stack pointer (SP) stores the memory address at the current end of the stack

Image source: http://courses.cs.vt.edu/~csonline/MachineArchitecture/Lessons/CPU/cpu_circuit.gif

OPERATING SYSTEMS AND CPU REGISTERS



Operating Systems - Computer System Overview - WS 24/25

FRANKFURT

OF APPLIED SCIENCES



SYSTEM BUS








What is the purposes of the various buses in a

DATA BUS






- Transmits data between CPU, main memory, and I/O devices
- The number of lines specifies, how much data can be transmitted per clock cycle
- Usually, the number of lines is equal to the width of the registers of the ALU
- Number of lines with modern CPUs: 64
 - Thus, the CPU can transfer 64 bits of data within a clock cycle from and to the main memory

CPU	Data bus
4004, 4040	4 Bits
8008, 8080, 8085, 8088	8 Bits
8086 (XT), 80286 (AT), 80386SX	16 Bits
80386DX, 80486SX/DX/DX2/DX4	32 Bits
Pentium I/MMX/II/III/IV/D/M, Celeron, Core Solo/Duo, Core 2 Duo, Core 2 Extreme, Pentium Pro,	
Pentium Dual-Core, Core 2 Quad, Core i7, Itanium, AMD Phenom-II, Itanium 2, AME	064 64 Bits

ADDRESS BUS



- Transmits memory addresses
- Memory addresses and I/O devices are accessed (addressed) via this bus
- The number of lines specifies the max. number of memory addresses


Number of Address Bus lines of some CPUs		
СРИ	Address bus	max. addressable
4004, 4040	4 Bits	2^4 = 16 Bytes
8008, 8080	8 Bits	2^8 = 256 Bytes
8085	16 Bits	2^{16} = 65 kB
8088, 8086 (XT)	20 Bits	2^{20} = 1 MB
80286 (AT)	24 Bits	2^{24} = 16 MB
80386, 80486, Pentium I–IV/MMX/D/M, Celeron	32 Bits	2^{32} = 4 GB
Core Solo/Duo, Core 2 Duo/Extreme/Quad, Pentium Pro, Pentium Dual-Core, Core i7	36 Bits	2^{36} = 64 GB
Itanium	44 Bits	2^{44} = 16 TB
AMD Phenom-II, Itanium 2, AMD64	48 Bits	2 ⁴⁸ = 256 TB

FRANKFURT

UNIVERSITY

OF APPLIED SCIENCES

CONTROL BUS




 Transmits commands (e.g., read and write requests) from the CPU and returns status signals from the I/O devices

- Difference between **address bus** and **control bus**:
 - Components of the computer are addressed via the address bus and instructed via the control bus what to do
- Important use of the control bus: interrupt requests (IRQs) from I/O devices to the CPU
- Typical number of lines: ≤ 10

FRANKFURT

OF APPLIED SCIENCES

BUS SYSTEMS IN MODERN COMPUTER SYSTEMS OF APPLIED SCIENCES



- The chipset connects the CPU with the rest of the computer system
- The chipset consists of...
 - Northbridge
 - Located close to the CPU for rapid data transfer
 - Used for the connection of main memory and graphics card(s) with the CPU
 - Southbridge
 - Used for slower connections
- The bus between CPU and chipset is called Front Side Bus (FSB)
 - It contains the address bus, data bus and control bus

SOME BUS SYSTEMS



- For performance and financial reasons, more and more parts of the chipset are relocated into the CPU
 - In contrast to the Von Neumann architecture, I/O devices are not directly connected to the CPU (except for Microcontrollers (MCUs))
 - Computer systems today contain various serial and parallel bus systems, which are designed for the particular requirements
 - Point-to-point connections are used more and more often
 - Controllers for I/O devices operate between the devices and the CPU

Some bus systems:


	Internal computer busses	External computer busses
Parallel busses	PATA (IDE), PCI, ISA, SCSI	PCMCIA, SCSI
Serial busses	SATA, PCI-Express	Ethernet, FireWire, USB, eSATA



INPUT/OUTPUT DEVICES









CHARACTER DEVICES AND BLOCK DEVICES

CHARACTER DEVICES AND BLOCK DEVICES



- Devices for computer systems are distinguished via their minimum transfer unit:
 - Character devices
 - On arrival/request of each single character, communication with the CPU always takes place
 - **Examples:** Mouse, keyboard, printer, terminal, or magnetic tape
 - Block devices
 - Data transfer takes place only when an entire block (e.g., 1–4 kB) is present
 - **Examples:** HDD, SSD, optical drives





READING DATA



READING DATA



- Example: If a record of an HDD must be read, these steps are carried out:
 - 1. The CPU receives from a process the **request to read** a record from a HDD
 - 2. The CPU sends via the driver an **I/O command** to the controller
 - 3. The controller **locates** the record on the HDD
 - 4. The process **receives** the requested record
- 3 concepts exist of how processes can read data into a computer:
 - Busy Waiting
 - Interrupt-driven
 - Direct Memory Access (DMA)


BUSY WAITING



- The driver sends the request to the device and waits in an **infinite loop** until the controller indicates that the data is available
 - Once the data is available, it is written into the memory and the execution of the process continues
- Example: Programmed Input/Output (PIO)
 - The CPU accesses via read and write commands the memory areas of the devices and can copy this way data between the devices and the main memory

• Benefit:

- No additional hardware required
- Simple to program
- Drawback:
 - Causes CPU workload
 - Slows down simultaneous execution of multiple processes
 - Reason: The CPU must check periodically whether the data is available



Examples:

PATA HDDs in PIO mode, legacy serial ports, legacy parallel ports, PS/2 keyboard and mouse ports

INTERRUPT-DRIVEN



- Precondition: An interrupt controller and a line of the control bus exist for the transmission of the interrupts
- The driver initializes the I/O operation and waits for an interrupt from the controller => the CPU sleeps
 - The CPU is not blocked while waiting for the interrupt and the operating system can assign the CPU to other processes
 - If an interrupt occurs, the driver is **notified** ⇒ gets the CPU assigned

• Benefits:

- The CPU is not blocked
- Allows the simultaneous execution of multiple processes


• Drawbacks:

- Additional hardware (interrupt controller) is required
- More complex to program

DIRECT MEMORY ACCESS



- Precondition: DMA controller
 - Can transfer data directly between main memory and the I/O device
 - Triggers an interrupt **after** the data is transferred



• **Examples:** Ultra-DMA (UDMA) for HDD/SSD, sound card, network adapter, TV/DVB tuner card

• Benefits:

- Reading data causes no CPU workload
- Simultaneous execution of multiple processes is not slowed down
- Drawbacks:
 - Additional hardware (DMA controller) is required
 - Integrated in the chipset since the late 1980s




Source: http://www.cpuworld.com/Support/82/Intel-P8257.jpg



COMPUTER DATA STORAGE





Operating Systems - Computer System Overview - WS 24/25

FRANKFURT

DATA STORAGE



- Stores the data and the executables
- Different computer storage is connected via different bus systems

 memory hierarchy (see slide [Folie:Speicherhierarchie])
- Reason for existence the memory hierarchy: price-performance ratio
 The better the performance of a computer data storage is, the higher is the acquisition cost and the smaller is the capacity



DIGITAL DATA STORAGE



DIGITAL DATA STORAGE




Storage	Read/Write operation	Access Method	Movable Parts	Persistent
Punched tape	mechanic	sequential	yes	yes
Punch card	mechanic	sequential	yes	yes
Magnetic tape	magnetic	sequential	yes	yes
Magnetic stripe card	magnetic	sequential	yes	yes
Cache and Registers (SRAM)	electric	random	no	no
Main memory (DRAM)	electric	random	no	no
Non-volatile RAM (NVRAM): FRAM, MRAM, PRAM	electric	random	no	yes
Flash memory (USB drive, SSD, CF/SD card)	electric	random	no	yes
Compact cassette (Datasette)	magnetic	sequential	yes	yes
Floppy disk	magnetic	sequential	yes	yes
Hard disk drive (HDD)	magnetic	sequential	yes	yes
CD-ROM/DVD-ROM	optical/mechanic	sequential	yes	yes
CD-R/CD-RW/DVD-R/DVD-RW	optical	sequential	yes	yes
MiniDisc	optical/magneto-optical	sequential	yes	yes

(only technologies in bold are still relevant)

- **Random access** means that arbitrary memory addresses can be accessed in a fix time (the medium does not need to be searched sequentially from the beginning)
 - The heads of magnetic disks or a laser can jump to every point of the medium within a known maximum period

MECHANICAL DATA STORAGE





- Each punch card usually represents a single line of text with 80 characters or a corresponding number of binary data
- The punched tape in the image has 8 holes for data and narrower holes to feed the tape
 - 1 bytes per row can be stored
- Data is represented on CDs/DVDs by pits and lands, which are applied to a plastic material
 - The mass-production of CDs/DVDs is called *pressing* and is carried out by injection molding with a negative (stamper)

Image sources: punch card: Christian Baun punched tape: TedColes. Wikimedia (CC0) pressed CD with pits and lands: Stefan Kolb. Wikimedia (CC0)

MAGNETIC DATA STORAGE

- Data is stored on a magnetizable material
- Via read-and-write heads, the magnetization of the material is detected and modified
 - Exception: Magnetic-core memory
- Read-and-write heads may be movable (e.g., on HDDs) or fixed (e.g., on magnetic tapes)
- Rotating data storage:
 - Hard disk drive, floppy disk, drum memory...
- Non-rotating data storage:
 - Magnetic-core memory, magnetic tape, magnetic stripe card, Datasette, bubble memory...






Image source: http://sub.allaboutcircuits.com/images/04212.png



Image source: Gregg Tavares (CC-BY-2.0)



Image source: George Chernilevsky (CC0)

ELECTRIC DATA STORAGE



Volatile memory – Random-Access Memory (RAM)

Static Random-Access Memory (SRAM)

- Information is stored as a change of state of *flip-flop* circuits
- Information can be stored as long as the operating voltage is available
- Faster and more expensive than DRAM
- Used for cache and CPU-internal registers

Dynamic Random-Access Memory (DRAM)

- Information is stored in capacitors
- Requires periodic refreshing of the information
- Stored data gets lost if the operating voltage is permanently missing or if the refresh was carried out too late because of leakage currents
- Used for main memory

Non-volatile memory

- Read-Only Memory (ROM)
 - e.g., *Electrically Erasable Programmable ROM (EEPROM)*
- Flash memory




MEMORY HIERARCHY



MEMORY HIERARCHY

- Primary storage and secondary storage are permanently connected to the computer
 - Advantage: Stored data can be accessed quickly



- Primary storage: The CPU has direct access to this storage
- Secondary storage: Storage, which is accessed via a controller
- Tertiary storage: Not permanently connected to the computer. Main purpose is archiving
- Tertiary storage can be:
 - Near-line storage: Is automatically and without human intervention connected to the system (e.g., tape library)
 - Off-line storage: Media are stored in cabinets or storage rooms and must be connected manually to the system
 - Removable HDDs are in a strict sense also off-line storage

Operating Systems - Computer System Overview - WS 24/25


FRANKFURT

OF APPLIED SCIENCES

FUNCTIONING OF THE MEMORY HIERARCHY



• When a record is accessed for the first time, a copy is created and this copy travels along the memory hierarchy to the top layer




- If the record is modified, the modification must be passed down (written back) at some point in time
 - During write back, the copies of the record must be updated at all layers in order to avoid inconsistencies
 - Modifications cannot be passed directly to the lowest layer (to the original)!

CACHE WRITE POLICIES: WRITE-THROUGH

- Modifications are immediately propagated to lower storage layers
 - Advantage: Consistency is ensured
 - Drawback: Lower performance

Write-through

Figure: A process wants to carry out a write operation. It writes (1) the data into the cache and sends the write operation to the controller. The controller commands (2) the writing of the data into the storage. If the data was written successfully, the controller reports (3) the successful writing of the data to the process






CACHE WRITE POLICIES: WRITE-BACK

- Modifications are propagated when the corresponding page is removed from the cache
 - Advantage: Better performance
 - Drawback: Modifications get lost in case of a system failure

For every page in the cache a dirty bit is stored inside the cache, which indicates whether the page has been modified or not

Write-back

Figure: A process wants to carry out a write operation. It writes (1) the data into the cache and sends the write instruction to the controller. The controller reports (2) immediately the successful writing of the data to the process. The writing (3) of the data into the storage is carried out asynchronous to the write instruction in the process



FRANKFURT

FIRST AND SECOND LEVEL CACHE



• Cache (buffer memory) stores copies of parts of the main memory to accelerate access to these data



Image source: http://www.amoretro.de/2012/03/si5piaio-rev-1-1-socket-4-motherboard.html An Elitegroup SI5PI AIO with a Pentium 60. The mainboard has 16 memory module sockets for L2 cache

- First Level Cache (L1 cache)
 - Integrated into the CPU
- Second Level Cache (L2 cache)
 - Slower and bigger in size
 - originally external to the CPU



Image source: Wikipedia (Konstantin Lanzet CC-BY-SA-3.0) An Intel Mobile Pentium II Tongae 233 MHz CPU with external 512 kB L2 cache. The L2 cache runs at half the clock frequency

THIRD LEVEL CACHE



- Since 1999/2000 the CPU vendors increasingly integrating the L2 cache into the CPUs
 - For this reason, a Third Level Cache (L3 cache) as CPU-external cache was established
- In modern CPUs (e.g., Intel Core i-series and AMD Phenom II) the L3 cache is integrated into the CPU too
 - In multi-core CPUs with integrated L3 cache, the cores share the L3 cache, while each core has its own L1 cache and L2 cache




Image source: Intel An Intel Core i7-3770K Ivy Bridge CPU with 4 cores and integrated L3 cache


Some CPU architectures have a L4 cache

- Intel Itanium 2 (2003): 64 MB
- Some Intel Haswell CPUs (2013): 128 MB




MAIN MEMORY

- Typical cache level capacities:
 - L1 cache: 4 kB to 256 kB
 - L2 cache: 256 kB to 4 MB
 - L3 cache: 1 MB to 16 MB



- Main memory = Random Access Memory (RAM)
 - Capacity: A few hundred MB up to several GB
 - All requests from the CPU, which can not be answered by the cache are forwarded to the main memory



Operating Systems - Computer System Overview - WS 24/25

FRANKFURT

UNIVERSITY

OF APPLIED SCIENCES





What do you already know? Let's go to the survey again: https://fra-uas.particifyapp.net/p/66824346



